

PRELIMINARY SKB/83C196KB/80C106KB

87C196KB/83C196KB/80C196KB 16-BIT HIGH PERFORMANCE CHMOS MICROCONTROLLER

T-49-19-16

87C196KB — 8 Kbytes of On-Chip EPROM 83C196KB — 8 Kbytes of Factory Mask-Programmed ROM 80C196KB — ROMless

- 8 Kbytes of On-Chip EPROM
- 232 Byte Register File
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- **2.3** μs 16 x 16 Multiply (12 MHz)
- 4.0 µs 32/16 Divide (12 MHz)
- Powerdown and Idle Modes
- Five 8-Bit I/O Ports
- 16-Bit Watchdog Timer
- Dynamically Configurable 8-Bit or 16-Bit Buswidth

- Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Up/Down Counter with Capture
- Pulse-Width-Modulated Output
- Four 16-Bit Software Timers
- 10-Bit A/D Converter with Sample/Hold
- HOLD/HLDA Bus Protocol
- 12 MHz Version —
 87C196KB12/83C196KB12/80C196KB12
 10 MHz Version —
 87C196KB10/83C196KB10/80C196KB10

KB 16-bit microcontroller is a high performance member of the MCS®-96 microcontroller family. KB is compatible with the 8096BH and uses a true superset of the 8096BH instructions, intel's ess provides a high performance processor along with low power consumption. To further reduce ments, the processor can be placed into Idle or Powerdown Mode.

KB has a 232-byte register file and an optional 8 Kbyte of on-chip ROM or EPROM. The II refer to all of the above products unless otherwise stated.

d and some 32-bit operations are available on the 80C196KB. With a 12 MHz oscillator a 16-bit 0.66 μ s, and the instruction times average 0.5 μ s to 1.5 μ s in typical applications.

ed capture inputs are provided to record times when events occur. Six high-speed outputs are oulse or waveform generation. The high-speed output can also generate four software timers or conversion. Events can be based on the timer or up/down counter.

on-chip are an A/D converter, serial port, watchdog timer, and a pulse-width-modulated output




Figure 1, 80C196KB Block Diagram

tered trademark of Intel Corporation.

4-98 9000-0804

October 1990 Order Number: 270918-001 The 80C196F
The 80C196F
CHMOS proc
power require
The 80C196F

80C196KB will Bit, byte, work

addition takes

Four high-spe available for p start an A/D

Also provided signal.

MCS®-96 is a regis

PRELIMINARY

T-49-19-16

ARCHITECTURE

T-49-19-59

The BUC190KB is a member of the MCSA-98 family, and as such has the same architecture and uses the same instruction set as the 8096BH. Many new features have been added on the 80C196KB including:

CPU FEATURES

Divide by 2 instead of divide by 3 clock for 1.5X performance

Faster instructions, especially indexed/indirect data operations:

2.33 μs 16 \times 16 multiply with 12 MHz clock (was 6.25 μs on the 8096BH)

Faster interrupt response (almost twice as fast as 8096BH)

Powerdown and Idle Modes

5 new instructions including Compare Long and Block Move

8 new interrupt vectors/6 new interrupt sources

PERIPHERAL FEATURES

SFR Window switching allows read-only registers to be written and vice-versa

Timer2 can count up or down by external selection

Timer2 has an independent capture register

HSO line events are stored in a register

HSO has CAM Lock and CAM Clear commands

New Baud Rate values are needed for serial port, higher speeds possible in all modes

Double buffered serial port transmit register

Serial Port Receive Overrun and Framing Error Detection

PWM has a Divide-by-2 Prescaler

HOLD/HLDA Bus Protocol

PACKAGING

The 87C196KB is available in a 68-pin LCC (windowed) package and a 68-pin PLCC (One Time Programmable) package.

The 80C196KB and 83C196KB are available in a 68-pin PLCC package and an 80-pin QFP package. In addition, the 80C196KB is available in a 68-pin PGA package. Contact your local sales office to determine the exact ordering code for the part desired.

	·		T	
	LCC	PLCC	QFP	PGA
87C196KB	R87C196KB	N87C196KB		
83C196KB		N83C196KB	S83C196KB	· <u>-</u>
80C196KB		N80C196KB	S80C196KB	A80C196KB

87C196KB/83C196KB/80C196KB

T-49-19-16


T-49-19-59

PGA	PLCC	Description	PGA	PLCC	Description	PGA	PLCC	Description
1	9	ACH7/P0.7	24	54	AD6/P3.6	4.7	31	P1.6/HLDA
2	8	ACH6/P0.6	25	53	AD7/P3.7	48	30	P1.5/BREQ
3	7	ACH2/P0.2	26	52	AD8/P4.0	49	29	HSO.1
4	6.	ACH0/P0.0	27	51	AD9/P4.1	50	28	HSO.0
5	5	ACH1/P0.1	28	50	AD10/P4.2	51	27	HSO.5/HS1.3
6	4	ACH3/P0.3	29	49	AD11/P4.3	-52	26	HSO.4/HSI.2
7	3	NMI:	30	48	AD12/P4.4	53	25	HSI.1
8	2	ĒĀ	31	47	AD13/P4.5	54	24	HSI.0
9	1	Vcc	32	46	AD14/P4.6	55	23	P1.4
10	68	V _{SS}	33	45	AD15/P4.7	56	22	P1.3
11 .	67	XTAL1	34	44	T2CLK/P2.3	57	21	P1.2
12	66	XTAL2	35	43	READY	58	20	P1.1
13	65	CLKOUT	36	42	T2RST/P2.4/AINC	59	19	P1.0
14	64	BUSWIDTH	37	41	BHE/WRH	60	18	TXD/P2.0
15	63	INST	38	40	WR/WRL	61	17	RXD/P2.1
16	62	ALE/ADV	39	39	PWM/P2,5	62	16	RESET
17	61	RD	40 .	38	P2.7/T2CAPTURE/PACT	63	15	EXTINT/P2.2
18	60	AD0/P3.0	41	37	V _{PP}	64	14	V _{SS} (1)
19	59	AD1/P3.1	42	36	V _{SS}	65	13	VREF
20	58	AD2/P3.2	43	35	HSO.3/SID3	66	12.	ANGND
21	57	AD3/P3.3	44	34	HSO.2/SID2	67	11	ACH4/P0.4
22 [′]	56	AD4/P3.4	45	33	P2,6/T2UP-DN	68	10	ACH5/P0.5
23	55	AD5/P3.5	46	32	P1.7/HOLD			

NOTE:

1. This pin was formerly the Clock Detect Enable pin. This function is not guaranteed to work. This pin must be directly connected to V_{SS}.

Figure 2. Pin Definitions



59 58

Fig

T-49-19-16

T-49-19-59

270918-2




Figure 4. 68-Pin Package (Pin Grid Array—Top View) 80C196KB Only





Figure 5. 68-Pin Package (PLCC-Top View)



PRELIMINARY

T-49-19-16 T-49-19-59

Thermal Characteristics						
Package Type	$\theta_{ extsf{ja}}$	$\theta_{ extsf{ic}}$				
LCC	28°C/W	3.5°C/W				
PGA -	28°C/W	3,5°C/W				
-PLCC	35°C/W	12°C/W				
J OED	0:U/V°^ "4"	t _,,				

PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
Vss	Digital circuit ground (QV). There are two Vss pins, both of which must be connected.
V _{RE} F	Fieference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND -	Reference ground for the A/D converter. Must be held at nominally the same potential as Vss.
V _{PP} і	Timing pin for the return from powerdown circuit. Connect this pin with a i μ F capacitor to VSS. If this function is not used, connect to VCC. This pin is the programming voltage on the EPROM device.
XTAL1	input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is ½ the oscillator frequency. It has a 50% duty cycle.
RESET ===	Reset input to the chip. Input low for at least 4 state times to reset the chip. Input low for at least 4 state times to reset the chip. Input low-to-high transition re-synchronizes CLKOUT and commences a 10-state-time sequence in which the PSW is cleared, a byte read from 2018H loads CCR, and a jump to location 2080H is executed. Input high for normal operation. RESET has an internal pullup.
BUSWIDTH	Input for buswidth selection. If CCR bit i is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
NMI :	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
EĀ	Input for memory select (External Access). EA equal to a TTL-high causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM/EPROM. EA equal to a TTL-low causes accesses to these locations to be directed to off-chip memory. EA must be tied low for the 80C196KB ROMless devico.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ADV can be used as a chip select for external memory. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.

87C196KB/83C196KB/80C196KB

T-49-19-16

PIN DESCRIPTIONS (Continued)

Symbol	Name and Function T-49-19-59
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. $\overline{BHE}=0$ selects the bank of memory that is connected to the high byte of the data bus. $A0=0$ selects the bank of memory that is connected to the low byte of the data bus. Thus accesses to a 16-bit wide memory can be to the low byte only ($A0=0$, $\overline{BHE}=1$), to the high byte only ($A0=1$, $\overline{BHE}=0$), or both bytes ($A0=0$, $\overline{BHE}=0$). If the \overline{WRH} function is selected, the pin will go low if the bus cycle is writing to an odd memory location. $\overline{BHE/WRH}$ is valid only during 16-bit external memory write cycles.
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition in CLKOUT occurs with READY high. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available through configuration of CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2, and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit. The HSI pins are also used as the SID in Slave Programming Mode on the EPROM device.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4, and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins set the Programming Mode on the EPROM device.
Port 1	8-bit quasi-bidirectional I/O port.
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in the 80C196KB.
Ports 3 and 4	8-bit bi-directional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups. Available as I/O only on the ROM and EPROM devices.
HOLD	Bus Hold input requesting control of the bus. Enabled by setting WSR.7.
HLDA	Bus Hold acknowledge output indicating release of the bus. Enabled by setting WSR.7.
BREQ	Bus Request output activated when the bus controller has a pending external memory cycle. Enabled by setting WSR.7.
TxD	The TxD pin is used for serial port transmission in Modes 1, 2, and 3. The TxD function is enabled by setting IOC1 5. In mode 0 the pin is used as the serial clock output.
RxD	Serial Port Receive pin used for serial port reception. The RxD function is enabled by setting SPCON.3. In mode 0 the pin functions as input or output data.
EXTINT	A rising edge on the EXTINT pin will generate an external interrupt. EXTINT is selected as the external interrupt source by setting IOC1.1 high.
T2CLK	The T2CLK pin is the Timer2 clock input or the serial port baud rate generator input.
T2RST	A rising edge on the T2RST pin will reset Timer2. The external reset function is enabled by setting IOCO.03 T2RST is enabled as the reset source by clearing IOCO.5.
PWM	Port 2.5 can be enabled as a PWM output by setting IOC1.0 The duty cycle of the PWM is determined by the value loaded into the PWM-CONTROL register (17H).
T2UPDN	The T2UPDN pin controls the direction of Timer2 as an up or down counter. The Timer2 up/down function is enabled by setting IOC2.1.
T2CAP	A rising edge on P2.7 will capture the value of Timer2 in the T2CAPTURE register (location 0CH in Window 15).

87C196KB/83C196KB/80C196KB

PRELIMINARY

T-49-19-16

NEW INSTRUCTIONS

T-49-19-59

The following five instructions have been added to the 8096BH instruction set for the 80C196KB.

PUSHA -- PUSHes the PSW, IMASK, IMASK1, and WSR

(Used instead of PUSHF when new interrupts and registers are used.)

assembly language format; PUSHA object code format: <11110100>

bytes: 1

states: on-chip stack: 12

off-chip stack: 18

POPA - POPs the PSW, IMASK, IMASK1, and WSR

(Used instead of POPF when new interrupts and registers are used.)

assembly language format: POPA

object code format: <11110101>

bytes: 1

states: on-chip stack: 12

off-chip stack:18

IDLPD - Sets the part into Idle or Powerdown Mode

assembly language format: IDLPD #key (key=1 for idle, key=2 for Powerdown.)

object code format: <11110110> <key>

bytes: 2

states: legal key: 8

illegal key: 25

CMPL - Compare 2 long direct values

assembly language format: DST SF

CMPL Lreg, Lreg

object code format: <11000101> <src Lreg> <dst Lreg>

bytes: 3

states: 7

BMOV - Block move using 2 auto-incrementing pointers and a counter

assembly language format:

PTRS CNTREG

BMOV Lreg, wreg object code format: <11000001> <wreg> <Lreg>

bytes: 3

states:

internal/internal: 8 per transfer + 6

external/internal: 11 per transfer + 6

external/external: 14 per transfer + 6

87C196KB/83C196KB/80C196KB

PRELIMINARY

T-49-19-16

SFR OPERATION

T-49-19-59

All of the registers that were present on the 8096BH work the same way as they did, except that the baud rate value is different. The new registers shown in the memory map control new functions. The most important new register is the Window Select Register (WSR) which allows reading of the formerly write-only registers and vice-versa.

USING THE ALTERNATE REGISTER WINDOW (WSR = 15)

I/O register expansion on the new CHMOS members of the MCS-96 family has been provided by making two register windows available. Switching between these windows is done using the Window Select Register (WSR). The PUSHA and POPA instructions can be used to push and pop the WSR and second interrupt mask when entering or leaving interrupts, so it is easy to change between windows.

On the 80C196KB only Window 0 and Window 15 are active. Window 0 is a true superset of the standard 8096BH SFR space, while Window 15 allows the read-only registers to be written and write-only registers to be read. The only major exception to this is the Timer2 register which is the Timer2 capture register in Window 15. The writeable register for Timer2 is in Window 0. There are also some minor changes and cautions. The descriptions of the registers which have different functions in Window 15 than in Window 0 are listed below:

AD__COMMAND (02H) — Read the last written command

AD_RESULT (02H, 03H) - Write a value into the result register

HSI_MODE (03H) — Read the value in HSI_MODE
HSI_TIME (04H,05H) — Write to FIFO Holding register

HSO_TIME (04H,05H) - Read the last value placed in the holding register

HSI_STATUS (06H) — Write to status bits but not to HSI pin bits. (Pin bits are 1,3,5,7)

HSO_COMMAND (06H) -- Read the last value placed in the holding register

SBUF(RX) (07H) — Write a value into the receive buffer

SBUF(TX) (07H) — Read the last value written to the transmit buffer WATCHDOG(0AH) — Read the value in the upper byte of the WDT

TIMER1 (0AH,0BH) - Write a value to Timer1

TIMER2 (0CH,0DH) — Read/Write the Timer2 capture register.

Note that Timer2 read/write is done with WSR = 0.

IOC2 (0BH) — Last written value is readable, except bit 7 (note 1)

BAUDRATE (0EH) - No function, cannot be read

PORT0 (0EH) — No function, no output drivers on the pins. Register reserved.

PORT1 — IOPORT1 cannot be read or written in Window 15. Register reserved.

SP_STAT (11H) — Set the status bits, TI and RI can be set, but it will not cause an interrupt

SP_CON (11H) — Read the current control byte

IOS0 (15H) — Writing to this register controls the HSO pins. Bits 6 and 7 are inactive for writes.

IOC0 (15H) — Last written value is readable, except bit 1 (note 1)

IOS1 (16H) — Writing to this register will set the status bits, but not cause interrupts. Bits 6 and

7 are not functional

IOC1 (16H) — Last written value is readable

e quiy cycle value written to PWM_LCONTROL

(T2RS∓) are not latched-and will read as a⊪l (precharged bus).

gisters and vice-versa provides a lot of flexibility. One of the most useful mers and HSO lines for initial conditions other than zero.

ritesting or for future reatures. Do not write to these registers. Reads from rminate values.

4-106

VM_=GONTROL-(17H)---=-Re

IIIOG247#(CAMICLEAR) and ICC

Being able to write to the read-on advantages is the ability to set the

Reserved registers may be used t reserved registers will return inde

31E D

PRELIMINARY

T-49-19-16

T-49-19-59

MEMORY MAP

EXTERNAL MEMORY OR I/O	OFFFFH
INTERNAL ROM/EPROM OR EXTERNAL MEMORY	4000H
RESERVED	2080H
UPPER 8 INTERRUPT VECTORS	2040H
ROM/EPROM SECURITY KEY	2030H 2020H
RESERVED	2019H
CHIP CONFIGURATION BYTE	2018H
RESERVED	2014H
LOWER 8 INTERRUPT VECTORS PLUS 2 SPECIAL INTERRUPTS	20140
PORT 3 AND PORT 4	2000H
EXTERNAL MEMORY OR I/O	1FFEH
INTERNAL DATA MEMORY - REGISTER FILE (STACK POINTER, RAM AND SFRS)	0100H
EXTERNAL PROGRAM CODE MEMORY	0000Н

80C196KB INTERRUPTS

Number	Source	Vector Location	Priority
INT15	NMI	203EH	15
INT14	HSI FIFO Full	203CH	14
INT13	EXTINT Pin	203AH	13
INT12	TIMER2 Overflow	2038H	12
INT11	TIMER2 Capture	2036H	11
INT10	4th Entry into HSI FIFO	2034H	10
INT09	RI	2032H	. 9
INT08	TI	2030H	8
SPECIÁL	Unimplemented Opcode	2012H	N/A
SPECIAL	Trap .	2010H	N/A
INT07	EXTINT	200EH	7
INT06	Serial Port	200CH	6
INT05	Software Timer	200AH	5
INT04	HSI.0 Pin	2008H	4
INT03	High Speed Outputs	2006H	3
INT02	HSI Data Available	2004H	2
INT01	A/D Conversion Complete	2002H	1
INT00	Timer Overflow	. 2000H	0



				111100
ſ				
l	19H 18H	STACK POINTER	19H 18H	STACK POINTER
ļ	17H	*IQ\$2	17H	PWM_CONTROL
l	16H	IOS1	16H	1001
I	15H	IOS0	15H	IOC0
1	14H	*WSR	14H	•wsn
1	13H	*INT_MASK 1	13H	*INT_MASK 1
ļ	12H	*INT_PEND 1	12H	*INT_PEND 1
I	11H	'SP_STAT	11H	*SP_CON
I	10H	PORT2	10H	PORT2
	OFH	PORT1	0FH	PORT1
ı	0EH	PORT0	0EH	BAUD RATE
	ODH	TIMER2 (HI)	, ODH	TIMER2 (HI)
1	осн	TIMER2 (LO)	0СН	TIMER2 (LO)
Į	08Н	TIMER1 (HI)	OBH.	*IOC2
1	ØAH	TIMER1 (LO)	OAH	WATCHDOG
	09H	INTPENDING	09Н	INT_PENDING
	08H	INT_MASK	08H	' INT_MASK
	07H	SBUF(RX)	07H -	SBUF(TX)
	06H	HSI_STATUS	08H	HSO_COMMAND
	05H	HSI_TIME (HI)	05H	HSO_TIME (HI)
	04H	HSI_TIME (LO)] 04H	HSO_TIME (LO)
	03H	AD_RESULT (HI)	озн	HSI_MODE
	. 02H	AD_RESULT (LO)	02H	AD_COMMAND
	01H	ZERO REG (HI)] отн	ZERO REG (HI)

ZERO REG (LO)

WHEN READ

00H

RESERVED (1) 0FH RESERVED (1) RESERVED (1) 0EH 0DH *T2 CAPTURE (HI) *T2 CAPTURE (LO) 0CH

- · WSR = 15

OTHER SFRS IN WSR 15 BECOME READABLE IF THEY WERE WRITABLE IN WSR = 0 AND WRITABLE IF THEY WERE READABLE IN WSR = 0

*NEW OR CHANGED REGISTER FUNCTION FROM 8096BH

NOTE:

1. Reserved registers should not be written.

WSR = 0


ZERO REG (LO)


WHEN WRITTEN


T-49-19-16


SFR BIT SUMMARY


T-49-19-59


















87C196KB/83C196KB/80C196KB


PRELIMINARY











T-49-19-16

T-49-19-59

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

Ambient Temperature	•
Under Bias	0°C to +70°C
Storage Temperature	65°C to +150°C
Voltage On Any Pin to VSS.	0,5V to +7.0V
Power Dissination	1 5\M

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

Operating Conditions

Symbol	Description	Min	Max	Units
TA	Ambient Temperature Under Bias	0	+70	°C
Vcc	Digital Supply Voltage	4.50	5.50	V
V _{REF}	Analog Supply Voltage	4.50	5.50	٧
fosc	Oscillator Frequency	3.5	12	MHz

ANGND and VSS should be nominally at the same potential.

D.C. Characteristics (Over Specified Operating Conditions)

Symbol	Description	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	-0.5	0.8	٧	
V _{IH}	Input High Voltage (Note 1)	$0.2V_{CC}+0.9$	V _{CC} + 0.5	٧	
V _{IH1}	Input High Voltage on XTAL 1	0.7 V _{CC}	V _{CC} + 0.5	٧	
V _{IH2}	Input High Voltage on RESET	2.6	V _{CC} + 0.5	٧	
V _{OL}	Output Low Voltage		0.3 0.45 1.5	> > >	$I_{OL} = 200 \mu A$ $I_{OL} = 3.2 \text{ mA}$ $I_{OL} = 7 \text{ mA}$
V _{OH}	Output High Voltage (Standard Outputs)	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5		>>>	$I_{OH} = -200 \mu\text{A}$ $I_{OH} = -3.2 \text{mA}$ $I_{OH} = -7 \text{mA}$
V _{OH1}	Output High Voltage (Quasi-bidirectional Outputs)	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5		> > >	I _{OH} = -10 μA I _{OH} = -30 μA I _{OH} = -60 μA
ILI	Input Leakage Current (Std. Inputs)		, ±10	μΑ	$0 < V_{IN} < V_{CC} - 0.3V$
Lii	Input Leakage Current (Port 0)		+3	μΑ	0 < V _{IN} < V _{REF}
ITL	1 to 0 Transition Current (QBD Pins)		-650	μΑ	$V_{IN} = 2.0V$
l _{IL}	Logical 0 Input Current (QBD Pins)		-50	μΑ	$V_{1N} = 0.45V$
l _{IL1}	Logical 0 Input Current in Reset (Note 2) (ALE, RD, WR, BHE, INST, P2.0)		-1.2 .	mA	V _{IN} = 0.45 V
Hyst	Hysteresis on RESET Pin	300		mV	(Note 3)

NOTES:

All pins except RESET and XTAL1.
 Holding these pins below V_{IH} in Reset may cause the part to enter test modes.
 Not guaranteed for the 87C196KB.

4-111

PRELIMINARY

T-49-19-16

D.C. Characteristics (Continued)

T-49-19-59

Symbol	Description	Min	Typ(7)	Max	Units	Test Conditions
lcc	Active Mode Current in Reset		40	55	mA	XTAL1 = 12 MHz
IREF	A/D Converter Reference Current		2	5	mA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
IDLE	Idle Mode Current	-	10	22	mA -	
Icc1	Active Mode Current		15	22	mA	XTAL1 = 3.5 MHz
l _{PD}	Powerdown Mode Current		5	50	μΑ	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
R _{RST}	Reset Pullup Resistor	6K		50K	Ω	
ſin :	Lin Canacitance (Anv.Pin to Vee)	- T T T T - T - T - T - T -	,	10	₽F	freet = 1.0 MHz

NOTES:

(Notes apply to all specifications)

1. QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.

2. Standard Outputs include AD0-15, RD, WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0, and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.

3. Standard Inputs include HSI pins, CDE, EA, READY, BUSWIDTH, NMI, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3, and

4. Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V or V_{OH} is held below $V_{CC} = 0.7V$:

below V_{CC} — 0.7V:

| O_L on Output pins: 10 mA
| O_H on quasi-bidirectional pins; self limiting
| O_H on Standard Output pins: 10 mA

5. Maximum current per bus pin (data and control) during normal operation is ±3.2 mA.
6. During normal (non-transient) conditions the following total current limits apply:
| Port 1, P2.6 | I_{OL}: 29 mA | I_{OH} is self limiting
| HSO, P2.0, RXD, RESET | I_{OL}: 29 mA | I_{OH}: 26 mA
| P2.6, P2.7, WR, BHE | I_{OL}: 13 mA | I_{OH}: 11 mA
| AD0-AD15 | I_{OL}: 52 mA | I_{OH}: 52 mA
| RO, ALE, INST-CLKOUT | I_{OL}: 13 mA | I_{OH}: 13 mA
| T. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and V_{REF} = V_{CC} = 5V.




Figure 7. I_{CC} and I_{IDLE} vs Frequency

PRELIMINARY

T-49-19-16

A.C. Characteristics

For use over specified operating conditions

T-49-19-59

Test_Conditions: Cananitive Lead on all nise = 100 nF. Rise and fall times = 100 as 6860 = 12MHz

The system must meet these specifications to work with the 80C196KB: (Note 1)

Symbol:	Descriptión:	Min-	Max-	Units	Notes
TAVYV	Address Valid to Ready Setup 87C196KB10/83C196KB10 87C196KB12/83C196KB12/80C196KB		2T _{OSC} 90 2T _{OSC} 85	ns ns	
T _{LLYV}	ALE Low to READY Setup 80C196KB 87C196KB10/83C196KB10 87C196KB12/83C196KB12) (2. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	T _{OSC} - 65 T _{OSC} - 80 T _{OSC} - 72	ns ns ns	
TYLYH	Non READY Time	No up	per limit	ns	
T _{CLYX}	READY Hold after CLKOUT Low	0	T _{OSC} - 30	ns	(Note 2)
TLLYX	READY Hold after ALE Low	T _{OSC} - 15	2T _{OSC} - 40	ns	(Note 2)
TAVGV	Address Valid to Buswidth Setup		2T _{OSC} - 85	ns	
T _{LLGV}	ALE Low to Buswidth Setup 80C196KB 87C196KB/83C196KB		T _{OSC} - 60 T _{OSC} - 70	ns ns	
TCLGX	Buswidth Hold after CLKOUT Low	0		ns	
T _{AVDV}	Address Valid to Input Data Valid 80C196KB 87C196KB10/83C196KB10 87C196KB12/83C196KB12		3T _{OSC} - 60 3T _{OSC} - 70 3T _{OSC} - 67	ns ns ns	(Note 3)
T _{RLDV}	RD Active to Input Data Valid 87C196KB10/83C196KB10 87C196KB12/83C196KB12/80C196KB	•	T _{OSC} - 30 T _{OSC} - 23	ns ns	(Note 3)
T _{CLDV}	CLKOUT Low to Input Data Valid		T _{OSC} - 50	ns	-
T _{RHDZ}	End of RD to Input Data Float		T _{OSC} - 20	ns	
T _{RXDX}	Data Hold after RD Inactive	0		ns	

^{1.} Customers whose applications require an 83C196KB to meet the 80C196KB specifications listed above should contact an Intel Field Sales Representative.

2. If max is exceeded, additional wait states will occur.

3. When using wait states, add 2T_{OSC} × n, where n = number of wait states.

PRELIMINARY

T-49-19-16

A.C. Characteristics

For use over specified operating conditions

T-49-19-59

Test Conditions: Capacitive load on all pins = 100 pF. Rise and fall times = 10 ns. f_{DSC} = 12 MHz. The 80C196KB will meet these specifications: (Note 1)

1110:000.100	Ve will titeet mese sheomognone: (More m				
Symbol	Description	Min	Max	Units	Notes
FXTAL	Frequency on XTAL; 87C196KB10/83C196KB10 87C196KB12Z83C196KB12Z80C196KB	3.5 3.5	10 12	MHz MHz.	(Note 2) (Note 2)
Toss 3	876196K5407596196K5107	100 83	286 286	ns ns	
TxHcH:	XTAUTIHigh to GLKOUTIHigh of Low	40	110	ns	(Note 3)
"TCLCL	CLKOUT Cycle Time	2T _C	OSC	ns	
TEHEL	CLKOUT High Reriod	-T _{OSC} 10-	=T _{OSC} +10 i	_ ns	
TCLLH	CLKOUT Falling Edge to ALE Rising	- <u>5</u>	15	ns	
TLECH	ALE Falling Edge to CLKOUERising	-15	15	ns	
TLHLH	ALE Cycle Time	4 T _C	OSC	ns	(Note 5)
TLHLL	ALE High Period	T _{OSC} - 10	`T _{OSC} +10	ns	
TAVLL	Address Setup to ALE Falling Edge	T _{OSC} - 20			
TLLAX	Address Hold after ALE Falling Edge	T _{OSC} 40		ns	
TLLAL	ALE Falling Edge to RD Falling Edge 80C196KB 87C196KB/83C196KB	T _{OSC} - 30 T _{OSC} - 40		ns ns	÷
TRLCL	RD Low to CLKOUT Falling Edge	5	30	ns	
T _{RLRH}	RD Low Period	T _{OSC} - 5	T _{OSC} + 25	ns	(Note 5)
TRHLH	RD Rising Edge to ALE Rising Edge	Tosc	T _{OSC} + 25	ns	(Note 4)
TRLAZ	RD Low to Address Float		10	ns	
TLLWL	ALE Falling Edge to WR Falling Edge	T _{OSC} 10		ns	
TCLWL	CLKOUT Low to WR Falling Edge	0	25	ns	
TQVWH	Data Stable to WR Rising Edge 87C196KB10/83C196KB10 87C196KB12/83C196KB12/80C196KB	T _{OSC} - 30 T _{OSC} - 23		ns ns	(Note 5)
Тснун	CLKOUT High to WR Rising Edge	-10	. 10	ns	
TWLWH	WR Low Period	T _{OSC} - 30	T _{OSC} + 5	ns	(Note 5)
T _{WHQX}	Data Hold after WR Rising Edge	T _{OSC} - 10		ns	
TWHLH	WR Rising Edge to ALE Rising Edge	T _{OSC} - 10	Tosc + 15	ns	(Note 4)
TWHBX	BHE, INST Hold after WR Rising Edge	T _{OSC} - 10		ns	
T _{RHBX}	BHE, INST Hold after RD Rising Edge	T _{OSC} - 10		ns	
TWHAX	AD8-15 Hold after WR Rising Edge	T _{OSC} - 50		ns	
TRHAX	AD8-15 Hold after RD Rising Edge	T _{OSC} - 25		ns	<u> </u>

NOTES:

Tosc = 83.3 ns at 12 MHz; Tosc = 100 ns at 10 MHz.

1. Customers whose applications require an 83C196KB to meet the 80C196KB specifications listed above should contact an Intel Field Sales Representative.

2. Testing performed at 3.5 MHz. However, the part is static by design and will typically operate below 1 Hz.

3. Typical specification, not guaranteed.

4. Assuming back-to-back bus cycles.

5. When using wait states, add 2Tosc × n, where n = number of wait states.

31E D ## 4826175.0091552 4 ##


INTEL CORP (UP/PRPHLS)

PRELIMINARY


T-49-19-16



T-49-19-59



Buswidth Timings



PRELIMINARY


T-49-19-16

HOLD/HLDA TIMINGS

T-49-19-59

Symbol	Description	Min	Max	Units	Notes
THVCH	HOLD Setup 80C196KB 87C196KB/83C196KB	75 85		ns	1
TCLHAL	CLKOUT Low to HLDA Low	15	15	ns	
T _{CLBRL}	CLKOUT Low to BREQ Low	-15	15	ns	·
T _{HALAZ}	HLDA Low to Address Float 80C196KB 87C196KB/83C196KB		15 20	ns	
THALBZ	HLDA Low to BHE, INST, RD, WR Float			us.	
TCLHAH	CLKOUT Low to HLDA High	-15	15	ns	
TCLBRH	CLKOUT Low to BREQ High	-15	15 .	ns	
THAHAX	HLDA High to Address No Longer Float	-5		ns	
THAHBY	HLDA High to BHE, INST, RD, WR Valid	-20		ns	
TCLLH	CLKOUT Low to ALE High	-5	15	ns	

NOTE:
1. To guarantee recognition at next clock,



PRELIMINARY


T-49-19-16

EXTERNAL CLOCK DRIVE

T-49-19-59


Symbol	Parameter	Min	Max	Units
1/T _{XLXL}	Oscillator Frequency 80C196KB10 80C196KB12	3.5 3.5	10.0 12.0	MHz MHz
T _{XLXL}	Oscillator Frequency 80C196KB10 80C196KB12	100 83	286 286	ns ns
T _{XHXX}	High Time	32		ns
TXLXX	Low Time	32		ns
T _{XLXH}	Rise Time		10	пѕ
T _{XHXL}	Fall Time		10	ns

EXTERNAL CLOCK DRIVE WAVEFORMS



An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the VIL and VIH specifications the capacitance will not exceed 20 pF.


A.C. TESTING INPUT, OUTPUT WAVEFORM



270918-30

A.C. Testing inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0" Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".

FLOAT WAVEFORM



For Timing Purposes a Port Pin is no Longer Floating when a 100 mV change from Load Voltage Occurs and Begins to Float when a 100 mV change from the Loaded V_{OH}/V_{OL} Level occurs I_{OL}/I_{OH} = ±15 mA.

EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

Signals:

- High

- Address

HA - HLDA

- Low

- BHE В

- ALE/ADV

- Valid

BR - BREQ

Q. - DATA OUT

- CLKOUT C

- RD

- No Longer Valid - Floating

- DATA IN D

- WR/WRH/WRL

- Buswidth G

- XTAL1

- HOLD

- READY

أطint

87C196KB/83C196KB/80C196KB

PRELIMINARY

T-49-19-16

EPROM SPECIFICATIONS

T-49-19-59

A.C. EPROM Programming Characteristics

Operating Conditions: Load Capacitance = 150 pF, T_A = $\pm 25^{\circ}$ C $\pm 5^{\circ}$ C, V_{CC} , V_{REF} = 5V, V_{SS} , ANGND = 0V, V_{PP} = 12.75V \pm 0.25V, EA = 12.75V \pm 0.25

Symbol	Description	- Min	Max	Units
T _{SHLL}	Reset High to First PALE Low	1100		Tosc
TLLLH	PALE Pulse Width	40		Tosc
T _{AVLL}	Address Setup Time	0		Tosc
T _{LLAX}	Address Hold Time	50		Tosc
TLLVL	PALE Low to PVER Low		60	Tosc
T _{PLDV}	PROG Low to Word Dump Valid		50	. Tosc
T _{PHDX}	Word Dump Data Hold		50	Tosc
TDVPL	Data Setup Time	0		Tosc
T _{PLDX}	Data Hold Time	50	* - *	Tosc
T _{PLPH}	PROG Pulse Width	40		Tosc
T _{PHLL}	PROG High to Next PALE Low	120		Toso
T _{LHPL}	PALE High to PROG Low	220	-	Tosc
T _{PHPL}	PROG High to Next PROG Low	120		Tosc
T _{PHIL}	PROG High to AINC Low	0		Tosc
TILIH	AINC Pulse Width	40	•	Toso
T _{ILVH}	PVER Hold after AINC Low	50		Toso
T _{ILPL}	AINC Low to PROG Low	170		Toso
T _{PHVL}	PROG High to PVER Low		90	Tosc



NOTE

1. Run Time Programming is done with Fosc = 6.0 MHz to 12.0 MHz, $V_{REF} = 5V \pm 0.65V$. $T_A = +25^{\circ}C$ to $\pm 5^{\circ}C$ and $V_{PP} = 12.75V$. For run-time programming over a full operating range, contact the factory.

D.C. EPROM Programming Characteristics

Symbol	Description	Min	Max	Units
Ірр	V _{PP} Supply Current (When Programming)	,	100	mA

NOTE

 V_{PP} must be within 1V of V_{CC} while $V_{CC} < 4.5V$. V_{PP} must not have a low impedance path to ground or V_{SS} while $V_{CC} > 4.5V$.


PRELIMINARY

T-49-19-16 ·


EPROM PROGRAMMING WAVEFORMS

T-49-19-59


SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE



BLAYE PROCRAM MODE IN WORD DUMP OR CATA YERIEY MODE WITH ALTO INCREMENT



SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM MODE WITH REPEATED PROG PULSE AND AUTO INCREMENT



PRELIMINARY

- INTEL CORP (UP/PRPHLS)

A.C. CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT TIMING—SHIFT REGISTER MODE


T-49-19-16

T-49-19-59

Symbol	Parameter	Min	Max	Units
T _{XLXL}	Serial Port Clock Period (BRR ≥ 8002H)	6 T _{OSC}	ž .	ns
T _{XLXH}	Seriał Port Clock Falling Edge to Rising Edge (BRR ≥ 8002H)	4 T _{OSC} ±50		ns
TXLXL	Serial Port Clock Period (BRR = 8001H)	4 Tosc		ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR = 8001H)	2 T _{OSC} ±50		ns
T _{QVXH}	Output Data Setup to Clock Rising Edge	2 T _{OSC} -50	•	ns
T _{XHQX}	Output Data Hold after Clock Rising Edge	2 T _{OSC} -50		ns
T _{XHQV}	Next Output Data Valid after Clock Rising Edge		2 T _{OSC} + 50	ns
T _{DVXH}	Input Data Setup to Clock Rising Edge	T _{OSC} +50		ns
T _{XHDX}	Input Data Hold after Clock Rising Edge	0		ns
T _{XHQZ}	Last Clock Rising to Output Float		1 T _{OSC}	ns

WAVEFORM-SERIAL PORT-SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE



PRELIMINARY

T-49-19-16

T-49-19-59

A TO D CHARACTERISTICS

There are two modes of A/D operation: with or without clock prescaler. The speed of the A/D converter can be adjusted by setting a clock prescaler on or off. At high frequencies more time is needed for the comparator to settle. The maximum frequency with the clock prescaler disabled is 8 MHz. The conversion times with the prescaler turned on or off is shown in the table below.

The converter is ratiometric, so the absolute accuracy is directly dependent on the accuracy and stability of $V_{\mbox{\scriptsize REF}}.$ $V_{\mbox{\scriptsize REF}}$ must be close to $V_{\mbox{\scriptsize CC}}$ since it supplies both the resistor ladder and the digital section of the converter.

A/D CONVERTER SPECIFICATIONS

The specifications given below assume adherence to the Operating Conditions section of this data sheet. Testing is performed with $V_{REF} = 5.12V$.

	Clock Prescaler On IOC2.4 = 0		Clock Prescaler Off IOC2.4 = 1				
158 Sta		1	tates				
26.33 μ	s @ 12 MHz	22.7	5 μs @ 8 MHz	·············			
Parameter	Typical(1)	Minimum	Maximum	Units*			
1		512 9	1024 10	Levels Bits			
			T				

Parameter	Typical(1)	Minimum	Maximum	Units*	Notes
Resolution		512 9	1024 10	Levels Bits	
Absolute Error		0	±4	LSBs	
Full Scale Error	0.25 ±0.50			LSBs	•
Zero Offset Error	-0.25 ±0.50			LSBs	
Non-Linearity Error	1.5 ± 2.5	0	±4	LSBs	
Differential Non-Linearity Error		>-1	+2	LSBs	
Channel-to-Channel Matching	±0.1	. 0	±1	LSBs	-
Repeatability	±0.25			LSBs	
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.009 0.009 0.009			LSB/°C LSB/°C LSB/°C	
Off Isolation		60		dB	2, 3
Feedthrough	-60			dB	2
V _{CC} Power Supply Rejection	-60			dB	2
Input Resistance		1K	5K	Ω	
D.C. Input Leakage		0	3.0	μΑ	
Sample Time: Prescaler On Prescaler Off	15 8			States States	4 4
Input Capacitance	3			pF	

NOTES:

*An "LSB", as used here, has a value of approximately 5 mV.

1. Typical values are expected for most devices at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make Guaranteed.

4. One state = 167 ns at 12 MHz, 250 ns at 8 MHz.

A/D GLOSSARY OF TERMS

ABSOLUTE ERROR—The maximum difference between corresponding actual and ideal code transitions. Absolute Error accounts for all deviations of an actual converter from an ideal converter.

ACTUAL CHARACTERISTIC—The characteristic of an actual converter. The characteristic of a given converter may vary over temperature, supply voltage, and frequency conditions. An actual characteristic rarely has ideal first and last transition locations or ideal code widths. It may even vary over multiple conversions under the same conditions.

BREAK-BEFORE-MAKE—The property of multiplexer which guarantees that a previously selected channel will be deselected before a new channel is selected (e.g., the converter will not short inputs together).

CHANNEL-TO-CHANNEL MATCHING—The difference between corresponding code transitions of actual characteristics taken from different channels under the same temperature, voltage and frequency conditions.

CHARACTERISTIC—A graph of input voltage

T-49-19-16

T-49-19-59

IDEAL CHARACTERISTIC—A characteristic with its first code transition at $V_{\rm IN}=0.5$ LSB, its last code transition at $V_{\rm IN}=(V_{\rm REF}-1.5$ LSB) and all code widths equal to one LSB.

INPUT RESISTANCE—The effective series resistance from the analog input pin to the sample capacitor.

LSB—Least Significant Bit: The voltage corresponding to the full scale voltage divided by 2ⁿ, where n is the number of bits of resolution of the converter. For an 8-bit converter with a reference voltage of 5.12V, one LSB is 20 mV. Note that this is different than digital LSBs, since an uncertainty of two LSB, when referring to an A/D converter, equals 40 mV. (This has been confused with an uncertainty of two digital bits, which would mean four counts, or 80 mV.)

NON-LINEARITY—The maximum deviation of code transitions of the terminal based characteristic from the corresponding code transitions of the ideal characteristic.

OFF-ISOLATION—Attenuation of a voltage applied on a deselected channel of the A/D converter. (Also referred to as Crosstalk.)

versus the resultant output code for an A/D converter. It describes the transfer function of the A/D converter.

CODE—The digital value output by the converter.

CODE TRANSITION—The point at which the converter changes from an output code of Q, to a code of Q+1. The input voltage corresponding to a code transition is defined to be that voltage which is equally likely to produce either of two adjacent codes.

CODE WIDTH—The voltage corresponding to the difference between two adjacent code transitions.

D.C. INPUT LEAKAGE—Leakage current to ground from an analog input pin.

DIFFERENTIAL NON-LINEARITY—The difference between the ideal and actual code widths of the terminal based characteristic.

FEEDTHROUGH—Attenuation of a voltage applied on the selected channel of the A/D Converter after the sample window closes.

FULL SCALE ERROR—The difference between the expected and actual input voltage corresponding to the full scale code transition.

REPEATABILITY—The difference between corresponding code transitions from different actual characteristics taken from the same converter on the same channel at the same temperature, voltage and frequency conditions.

RESOLUTION—The number of input voltage levels that the converter can unambiguously distinguish between. Also defines the number of useful bits of information which the converter can return.

SAMPLE TIME—Begins when the sample capacitor is attached to a selected channel and ends when the sample capacitor is disconnected from the selected channel.

TEMPERATURE COEFFICIENTS—Change in the stated variable per degree centigrade temperature change. Temperature coefficients are added to the typical values of a specification to see the effect of temperature drift.

TERMINAL BASED CHARACTERISTIC—An actual characteristic which has been rotated and translated to remove zero offset and full scale error.

 $\textbf{V}_{\textbf{CC}}$ REJECTION—Attenuation of noise on the $\textbf{V}_{\textbf{CC}}$ line to the A/D converter.

TERM CHITET —The difference between the cappected and actual input voltage corresponding to the first code transition.

4-123

PRELIMINARY

T-49-19-16

T-49-19-59

80C196KB FUNCTIONAL DEVIATIONS

The 80C196KB has the following problems.

- 1. The DJNZW instruction is not guaranteed to be functional. The instruction, if encountered, will not cause an unimplemented opcode interrupt. (The opcode for DJNZW is 0E1 Hex.) The DJNZ (byte) instruction works correctly and should be used in-
- 2. The CDE function is not guaranteed to work. The CDE pin must be directly connected to V_{SS}.
- 3. The HSI unit has two errata: one dealing with resolution and the other with first entries into the

The HSI resolution is 9 states instead of 8 states. Events on the same line may be lost if they occur faster than once every 9 state times.

There is a mismatch between the 9 state time HSI resolution and the 8 state time timer. This causes one time value to be unused every 9 timer counts. Events may receive a time-tag one count later than expected because of this "skipped" time val-

If the first two events into an empty FIFO (not including the Holding Register) occur in the same internal phase, both are recorded with one timetag. Otherwise, if the second event occurs within 9 states after the first, its time-tag is one count later than the first's. If this is the "skipped" time value, the second event's time-tag is 2 counts later than the first's.

If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register after 8 state times, leaving the FIFO empty again. If the second event occurs after this time, it will act as a new first event into an empty FIFO.

4. The serial port Framing Error flag fails to indicate an error if the bit preceding the stop bit is a 1. This is the case in both the 8-bit and 9-bit modes. False framing errors are never generated.

DIFFERENCES BETWEEN THE 80C196KA AND THE 80C196KB

The 8XC196KB is identical to 8XC196KA except for the following differences.

- 1. ALE is high after reset on the 80C196KB instead of low as on the 80C196KA.
- 2. The DJNZW instruction is not guaranteed to work on the 80C196KB.
- 3. The HOLD/HLDA bus protocol is available on the 80C196KB.

CONVERTING FROM OTHER 8096BH FAMILY PRODUCTS TO THE 80C196KB

The following list of suggestions for designing an 809XBH system will yield a design that is easily converted to the 80C196KB,

- 1. Do not base critical timing loops on instruction or peripheral execution times.
- 2. Use equate statements to set all timing parameters, including the baud rate.
- 3. Do not base hardware timings on CLKOUT or XTAL1. The timings of the 80C196KB are different than those of the 8X9XBH, but they will function with standard ROM/EPROM/Peripheral type memory systems.
- 4. Make sure all inputs are tied high or low and not left floating.
- 5. Indexed and indirect operations relative to the stack pointer (SP) work differently on the 80C196KB than on the 8096BH. On the 8096BH, the address is calculated based on the un-updated version of the stack pointer. The 80C196KB uses the updated version. The offset for POP[SP] and POP nn[SP] instructions may need to be changed by a count of 2,
- 6. The V_{PD} pin on the 8096BH has changed to a Vss pin on the 80C196KB.

87C196KB/83C196KB/80C196KB

PRELIMINARY

T-49-19-16

DATA SHEET REVISION HISTORY

T-49-19-59

This data sheet is valid for the CPU and ROM devices which have a "B" suffix on the topside tracking number. The 87C196 may or may not have the suffix on the topside number.

This is a new data sheet that integrates the 87C196KB (order number 270590-003) and the 83C196KB/80C196KB (order number 270634-003) data sheets.

The following differences exist between this data sheet (-001) and each of the above mentioned data sheets.

- 1. The status of the data sheet was upgraded from ADVANCE INFORMATION to PRELIMINARY.
- 2. The warning about the ABSOLUTE MAXIMUM RATINGS was reworded and a notice of disclaimer was added to the electrical specifications section.
- 3. VIH2 was increased from 2.2V to 2.6V,
- 4. $I_{\rm IL1}$ was increased from $-950~\mu{\rm A}$ to -1.2 mA. This change was documented in the previous revision of the data sheets but the D.C. Characteristics table did not reflect the change.
- 5. Maximum IPD specification was added to the D.C. table and IPD note was deleted.